

# Design and Fabrication of Microheaters for Localized Carbon Nanotube Growth

Y. Zhou<sup>1</sup>, J. Johnson<sup>1</sup>, L. Wu<sup>1</sup>, S. Maley<sup>2</sup>, A. Ural<sup>1</sup>, and H. Xie<sup>1</sup>

<sup>1</sup>Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida, USA

<sup>2</sup>Air Force Research Laboratory, Wright-Patterson AFB, Ohio, USA

**Abstract** - This paper presents a reliable method for the growth of single-walled carbon nanotubes (SWNTs) at room temperature by using localized heating. A surface micromachining technique is used to create suspended microstructures for good thermal isolation. Pt resistors are integrated as the heating source, and the local growth temperature and electrical field can be controlled by the heater geometry and applied voltage. Growth of aligned nanotubes with diameters ranging from 1-10 nm has been demonstrated along the local E-field with a measured minimum resistance of approximately 12 k $\Omega$ . High-resolution thermal imaging was used to study the temperature distribution of the local heating.

## I. INTRODUCTION

Since their discovery in 1991 by Iijima [1], carbon nanotubes (CNTs) have drawn great interest from both academia and industry. Their superior properties are suitable for beyond-CMOS technology scaling and high-sensitivity chemical and biological sensors. Various CNT-based sensors have previously been demonstrated [2][3].

For material synthesis, chemical vapor deposition (CVD) is a widely used method that produces high-quality single-walled carbon nanotubes (SWNTs) [4][5]. CVD provides the opportunity to directly manufacture substantial quantities of individual carbon nanotubes. The location and size of the grown SWNTs can be controlled via catalyst patterning [6] and catalyst sizes [7], while the alignment can be guided by an external E-field [8]. However, the high growth temperatures (typically 800-1000°C) required by CVD prevents their integration into a mainstream CMOS platform. Although some low-temperature growth methods have recently been reported [9][10][11], compatibility with foundry CMOS processes still remains a challenge.

In this paper, we propose a post-CMOS CNT growth method that bridges the gap between CVD and CMOS in which microfabrication technology is used to create microheaters that can locally generate hot spots for SWNT synthesis while leaving surrounding areas at room temperature.

## II. DEVICE DESIGN AND FABRICATION

The principle of the proposed localized heating is illustrated in Fig. 1. A thin-film bridge or cantilever with an integrated heater is created by using a surface micromachining technique. The suspended structure can be heated to a much




Fig. 1 The concept of the CMOS integrated SWNTs.

higher temperature than the surrounding areas due to the thermal isolation of the cavity.

The maximum temperature and local temperature distribution are two critical parameters of the microheating structure. Since temperatures as high as 800°C is required for SWNT growth, thermal isolation, the resistivity of the heater, structural stiffness, and thermal stresses must be taken into consideration during design. Platinum (Pt) is chosen as the heater material since it is exceptionally stable at high temperatures. Pt is also a good temperature sensor that can facilitate real-time temperature monitoring during growth. Furthermore, Pt has been used as the contact electrode material in many traditional CVD CNT synthesis procedures [12]. The localized heating is realized by using dry etching processes to form a cavity to obtain thermal isolation. The fabrication process (shown in Fig. 2) starts from deposition of a 0.5  $\mu\text{m}$




Fig. 2 Fabrication process flow. (a) PECVD SiO<sub>2</sub> deposition. (b) Pt sputtering and lift-off to form heater and pads. (c) Top PECVD SiO<sub>2</sub> deposition and patterning. (d) Anisotropic Si dry etch.. (e) Isotropic Si etch and heater release.

Report Documentation Page				Form Approved OMB No. 0704-0188	
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE <b>2008</b>		2. REPORT TYPE		3. DATES COVERED <b>00-00-2008 to 00-00-2008</b>	
4. TITLE AND SUBTITLE <b>Design and Fabrication of Microheaters for Localized Carbon Nanotube Growth</b>				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) <b>1Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL</b>				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT <b>Approved for public release; distribution unlimited</b>					
13. SUPPLEMENTARY NOTES <b>See also ADM002137. Proceedings of the 2008 IEEE International Conference on Nanotechnology (8th) Held in Arlington, TX on August 18-21, 2008. U.S. Government or Federal Rights License</b>					
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT <b>Same as Report (SAR)</b>	18. NUMBER OF PAGES <b>4</b>	19a. NAME OF RESPONSIBLE PERSON
a. REPORT <b>unclassified</b>	b. ABSTRACT <b>unclassified</b>	c. THIS PAGE <b>unclassified</b>			

thick SiO<sub>2</sub>. A 0.2  $\mu\text{m}$ -thick Pt heater layer is sputtered and patterned using a lift-off process. Another 0.5  $\mu\text{m}$  SiO<sub>2</sub> layer is deposited and patterned as the etching mask to release microheater hotplates (or bridges) suspended over the cavity. The SiO<sub>2</sub> over the microheater can be etched for direct contact between Pt and SWNTs.

Fig. 3 shows three types of microheaters that have been designed and fabricated. The first microheater design (Fig. 3a) is an  $87 \times 87 \mu\text{m}^2$  micro-hotplate with a meander Pt resistor embedded, which has the potential as gas sensors. The second microheater (Fig. 3b) has a curved shape that is designed for studying E-field distribution and E-field enhancement of CNT alignment. The third microheater is further simplified into one straight line (5  $\mu\text{m}$  wide and 120  $\mu\text{m}$  long) (Fig. 3c) for studying temperature and SWNT density distribution along the microheater line. This will provide useful information for further scaling down to a hot spot heater. Minimization of heating elements offers accurate local control of the E-field, temperature, and growth time. Thus, the position, direction, length, quantity, and properties of SWNTs can be better controlled. Furthermore, smaller heating elements consume

less power, leading to higher CNT-CMOS integration density. In the third design (Fig. 3c), two extra parallel Pt lines (on the left and right of the heater as labeled as “A” and “C”, respectively) are used as the second wall for SWNT landing during growth, and as the second electrode for extracting electrical signals after synthesis. The trenches are 3  $\mu\text{m}$  (left) and 6  $\mu\text{m}$  (right) wide.

### III. CARBON NANOTUBE GROWTH

After device fabrication, the samples are coated with an alumina/iron based catalyst by drop-drying. The large contact pads are connected to a voltage-controlled power supply by clamps, and the sample is placed into a quartz tube. After a




Fig.3 SEM pictures of fabricated microheaters. (a) Design-1: Pt heater embedded in a micro-hotplate, (b) Design-2: Pt heater in a curved shape, and (c) Design-3: Pt heater with two straight lines in parallel, labeled as “A”, “B” and “C”, respectively. L1 and L2 represent effective length of heater (80  $\mu\text{m}$ ) and length of cavity (about 95  $\mu\text{m}$ ), respectively.




Fig.4 Thermal experiments of Design-1. (a)-(c) Microscopic photos under applied voltages of 2.28V, 2.62V and 3.0V, respectively. (d) Experimental microheater I-V data. (e) Temperature estimated based on resistivity change.




Fig.5 Thermal imaging of Design-3. (a): Thermal image by applying 0.6Vdc voltage. (b), (c): Corresponding temperature distribution along and transverse to the microheater, indicating good thermal isolation. (The substrate temperature is 60°C).

5-minute argon purge, the on-chip microheater is heated up and a mix of 1000-sccm  $\text{CH}_4$ , 20-sccm  $\text{C}_2\text{H}_4$  and 500-sccm  $\text{H}_2$  is flowed into the quartz tube for SWNT growth.

#### IV. EXPERIMENTAL RESULTS

##### A. Temperature characterization

First, the experimental current-voltage relationship was measured (shown in Fig. 4(d)). The maximum temperature was estimated to be over 900 °C (shown in Fig. 4(e)) based on the change of resistance and the temperature coefficient of resistance (TCR) of Pt. During the I-V characterization, red glowing of the microheater under different applied voltages was clearly observed under an optical microscope (Fig. 4(a)-(c)). This red glowing can be switched instantaneously between “on” and “off” by controlling the voltage supply, indicating much shorter response time compared to conventional CVD processes. Fast response combined with localized microheating greatly reduces the total thermal budget of post-CMOS processing.

Temperature distribution was investigated using a QFI InfraScope. Fig. 5(a) shows a thermal image of Design-3. As the working temperature range of this infrared imager is limited to 400°C, only 0.6V was applied to the microheater. The temperature distributions along and transverse to the microheater line are plotted in Fig. 5(b) and (c), respectively. The temperature is near uniform at the region  $\pm 30 \mu\text{m}$  from center point, which is the area suitable for nanotube growth. It is also clearly shown that with the temperature as high as 400°C at the heater center the temperature outside the micro cavity drops quickly to about 100°C (note that the InfraScope stage was heated to 60°C to facilitate accurate temperature measurement). Therefore the temperature is compatible with post-CMOS processing even when the voltage must be increased to provide a desired growth temperature of  $\sim 900^\circ\text{C}$ . By accurately choosing the spacing between microheaters and CMOS circuits, this localized microheating method can fabricate SWNTs at a close proximity of CMOS devices on the same chip.

##### B. Carbon nanotubes characterization

After a 15-minute growth, SWNTs and MWNTs with diameters ranging from 1-10 nm were successfully obtained on suspended microstructures. Fig. 6 shows a dense film of SWNTs grown on the micro-hotplate surface. The orientations of these nanotubes are random since there is no ordered electrical field. On the other hand, the supply voltage introduces a uniform electrical field (about 0.1 ~ 1.0 V/  $\mu\text{m}$ ) between the microheater and a nearby cold ground electrode. As shown in Fig. 7(a) and (b), most of the suspended SWNTs grew on microheaters for Design-2 and Design-3, illustrating a significant alignment along the E-field perpendicular to the cold wall.

The growth of SWNTs is uniform along the length of the entire microheater (Design-3), except on regions nearest to the anchors. This coincides agreeably with the measured temperature distribution. Therefore, microheater geometry with either a relatively large hot-plate or a minimized hot-spot can be customized to control temperature distributions for regulating the quantity of SWNTs for various applications.

In the third design, three parallel Pt lines (the one in the center is a microheater) are initially separated and have no  $\text{SiO}_2$




Fig. 6 Dense film of Carbon Nanotubes over micro-hotplate surface.




Fig. 7 Localized synthesis of Carbon Nanotubes suspended across the trench ((a) Design-2, (b) Design-3), showing good CNT alignment.

coverage. After growth, I-V characterizations between pads A and B, B and C, and A and C are performed on the same device shown in Fig. 7(b) and then plotted in Fig. 8 (A, B and C are as labeled in Fig. 3(c)). The resistance  $R_{B-C}$  between the pads B and C (6  $\mu\text{m}$  wide trench) is about 85 k $\Omega$ , while the resistance  $R_{B-A}$  between the pads B and A (3  $\mu\text{m}$  wide trench) is about 12 k $\Omega$  due to the denser and shorter SWNT connection. Since nanotubes did not grow from the cold wall Pt lines, there is no direct connection between A and C. The measured resistance  $R_{A-C}$  between the pads A and C is near 100 k $\Omega$ , close to the sum of the two series-connected resistors  $R_{B-C}$  and  $R_{B-A}$ .

## V. CONCLUSION AND FUTURE WORK

Room-temperature localized chemical vapor deposition synthesis of single-walled carbon nanotubes based on three microheaters has been successfully demonstrated. Local temperature distribution has been investigated by using high-resolution thermal imaging and later confirmed by the SWNT growth density. Voltage-controlled localized heating allows the integration of SWNTs with foundry CMOS circuits. System integration combining CMOS circuits and microheaters using foundry CMOS processing is currently ongoing. Microheater scaling and optimization, E-field and temperature manipulation, investigation of other electrode materials, and specific characterization of individual SWNTs by electrical gating will be explored in the near future.




Fig.8 I-V characteristics of SWNTs contacted by Pt electrode. It was measured on the same device shown in Fig. 7(b)

## ACKNOWLEDGMENT

This project is supported by Nanoholdings, LLC.

## REFERENCES

- [1] S. Iijima, "Helical microtubules of graphitic carbon," *Nature*, vol. 354, pp. 56–58, 1991.
- [2] Pengfei Qi *et al.*, "Towards large arrays of multiplex functionalized carbon nanotube sensors for highly sensitive and selective molecular detection", *Nano Lett.*, vol. 3, no. 3, pp. 347-351, 2003.
- [3] Hongjie Dai, "Carbon nanotubes: synthesis, integration, and properties", *Accounts of Chemical Research*, vol. 35, no. 12, pp. 1035-1044, 2002.
- [4] A. M. Cassell, J. A. Raymakers, J. Kong, and H. Dai, "Large scale CVD synthesis of single-walled carbon nanotubes," *J. Phys. Chem. B*, vol. 103, no. 31, pp. 6484-6492, 1999.
- [5] Yung Joon Jung *et al.*, "High-density, large-area single-walled carbon nanotube networks on nanoscale patterned substrates," *J. Phys. Chem. B*, vol. 107, no. 28, pp. 6859-6864, 2003.
- [6] Yongho Choi, Jennifer Sippel-Oakley and Ant Ural, "Single-walled carbon nanotube growth from ion implanted Fe catalyst," *Applied Physics Letters*, vol. 89, 153130, 2006.
- [7] Chin Li Cheung, Andrea Kurtz, Hongkun Park and Charles M. Lieber, "Diameter-controlled synthesis of carbon nanotubes," *J. Phys. Chem. B*, vol. 106, no. 10, pp. 2429-2433, 2002.
- [8] Ant Ural, Yiming Li and Hongjie Dai, "Electric-field-aligned growth of single-walled carbon nanotubes on surfaces," *Applied physics letters*, vol. 81, no. 18, pp. 3464-3466, 2002.
- [9] O. Englander, D. Christensen and L. Lin, "Local synthesis of silicon nanowires and carbon nanotubes on microbridges," *Applied Physics Letters*, vol. 82, no. 26, pp. 4797-4799, 2003.
- [10] A. Jungen *et al.*, "Localized and CMOS compatible growth of carbon nanotubes on a 3 $\times$ 3  $\mu\text{m}^2$  microheater spot," *Transducers'05*, vol.1, pp. 93-96, June 2005.
- [11] M. Cantoro *et al.*, "Catalytic chemical vapor deposition of single-wall carbon nanotubes at low temperatures," *Nano Letters*, vol. 6, no. 6, pp. 1107-1112, 2006.
- [12] Jien Cao, Qian Wang, Dunwei Wang, and Hongjie Dai, "Suspended carbon nanotube quantum wires with two gates," *Small*, 2005, 1, No. 1.